

# A VLSI Implementation of the PRESENT Cipher for System-on-Chip Applications

J. G. Panoley and Abhijit Karmakar

**Abstract**—Fundamental essence of internet-of-things (IoT) infrastructure is based on the security of communicated data. Here, lightweight cryptography plays a vital role in resource-constrained environments and applications. In this paper, we proposed a resource-efficient VLSI architecture for the PRESENT lightweight block cipher algorithm. The architecture is based on 8-bit datapath. An ASIC implementation of the proposed architecture is done by in SCL 0.18  $\mu\text{m}$  technology. Here, the chip operates on 3.3 V and the core works at 1.8V. Gate equivalent (GE) of the proposed architecture is 1608 GEs. At 100 MHz operating frequency, total power consumption of the chip is 2.45 mW, where, the dynamic component is 2.452 mW and the static one is 3.26  $\mu\text{W}$ . A throughput of 16.326 Mbps, energy 1.202  $\mu\text{J}$ , energy/bit 0.150  $\mu\text{J}/\text{bit}$ , and 0.010 efficiency is obtained. Area of chip is 1.55 mm<sup>2</sup>.

**Keywords**— *Lightweight cryptography; PRESENT; block cipher; VLSI architectures; ASIC.*

## I. INTRODUCTION

The recent proliferation of the internet-of-things (IoT) enables resource-constrained devices to be interconnected through Internet. These applications heavily rely on the communicated data that can be between human-to-machines or machines-to-machines and any their combinations. Accordingly, application and system developers are more focused towards design of a new class of applications and associated intellectual-properties (IPs) and system-on-chips (SoCs) that are optimized for resource, latency, power and bandwidth design metrics. To secure electronic data, cryptography plays a vital role. In the context of lightweight cryptography, ISO/IEC 29192-2 has standardized symmetric block cipher algorithm PRESENT in the year 2012 [1], [2].

In this paper we propose a VLSI architecture for the PRESENT lightweight block cipher algorithm. The architecture works on the 64-bit input and of 80-bit user key and provides 64-bit ciphertext. The architecture processes 8-bit data at a time and provides ciphertext in 47 clock cycles. An ASIC implementation of the proposed architecture is done in SCL 0.18  $\mu\text{m}$  technology. Here, the chip operates on 3.3V and the core work at 1.8V. Gate equivalent (GE) of the proposed architecture is 1608 GEs. The total power consumption of the chip is 2.45 mW, where, the dynamic component is 2.452 mW and the static one is 3.26  $\mu\text{W}$ . With 100 MHz operating frequency the obtained a throughput 16.326 Mbps, energy 1.202  $\mu\text{J}$ , energy/bit 0.150  $\mu\text{J}/\text{bit}$  is obtained. The efficiency of the design is 0.010. Area of chip is 1.55 mm<sup>2</sup>.

## II. THE PRESENT ALGORITHM

The PRESENT algorithm accepts a block size of 64-bit with 80/128-bit user keys. The algorithm is based on the SP-network and consists of 31 rounds [2]. Each of the 31 rounds consist of an XOR operation, which is required to introduce a round key  $K_i$ , for  $0 \leq i \leq 31$  in which  $K_{31}$  is used for post-whitening operation. Further, there is a linear bitwise permutation layer and

a non-linear substitution layer. The non-linear layer uses a single 4-bit S-box that is applied 16-times in each round.

## III. AN ARCHITECTURE FOR PRESENT BLOCK CIPHER

A proposed architecture for the PRESENT block cipher is shown in Fig. 1. Here, 8-bit datapath has been chosen that provides optimal trade-off in terms of area and power. The proposed 64-bit datapath based architecture is capable of performing the encryption operation with a key register. The architecture consists of a 64-bit *Encryption Register* as in above figure, which is used to store the internal states of encryption operation. A 64-bit register is used to get the ciphertext at the output. By this the output gets synchronized with the last round. The main advantage of the proposed architecture is that there is a reduction in the latency along with efficient utilization of the hardware resources. Here, round keys are computed on-the-fly.




Fig. 1. Proposed architecture for the PRESENT cipher.

Plaintext is loaded in the first clock cycle. In the next clock cycle mux switches data and then for next 31 cycles all intermediate states are computed. Data is available at the *Encryption Register* and is mixed with intermediate round key i.e., XORed with first 64-bit of round key. Further, the mixed state is passed to *sboxlayer* for state processing, which provides 64-bit data concurrently to *P-layer* and subsequently, it is passed to the *Encryption Register* through the multiplexer. In the last clock cycle, ciphertext is available at output register. Thus, here, a total of  $10+31+8=49$  clock cycles are required to encrypt a single block of 64-bit plaintext.

### A. Controller for Encryption Operation

A controller shown in Fig. 2 is use to generate five control signals which are: *en*, *key\_load*, *inout\_load*, *enc\_gen* and *out\_ready*. as shown in Fig. 2 is designed to generate various required signals for controlling the key generation and encryption engine. There are six states in the FSM. In state S<sub>0</sub> and S<sub>1</sub>, 8-bit plaintext and cipher key are loaded. In state S<sub>2</sub> the counter is enabled through  $en=1$ . In fourth state (S<sub>3</sub>)

